Study and Comparison of Two Phase Clocked Adiabatic logic (2PASCL) for Low Power VLSI Applications: A Review
نویسندگان
چکیده
As the density and operating speed of complementary metal oxide semiconductor (CMOS) circuits increases, dynamic power dissipation has become a concern in the design of VLSI circuits. This paper presents a Two-Phase Adiabatic Static Clocked Logic (2PASCL) which shows the lowest power dissipation among different adiabatic logic families based on energy recovery principle. In adiabatic switching low power dissipation is achieved by slowing down the speed of operation and only switching transistors under certain conditions. The signals stored in the circuit capacitances are recycled instead, of being dissipated as heat. In most practical cases, the energy dissipation associated with a charge transfer event is usually composed of an adiabatic and a non-adiabatic component. Therefore, reducing all the energy loss to zero may not be possible, regardless of the switching speed. With the adiabatic switching approach, the circuit energies are conserved rather than dissipated as heat. This paper shows a Two-Phase Adiabatic Static Clocked Logic (2PASCL) and a simulative investigation has been implemented with proposed technique and hence compared with Two-Phase Adiabatic Dynamic Clocked Logic (2PADCL) [4]. Comparison shows a significant power saving as compared to various adiabatic logic in 10 to 100M Hz transition frequency range. These results indicate that Two-Phase Adiabatic Static Clocked Logic (2PASCL) technology can be advantageous when applied to low-power digital devices. The aim of the paper is to present the importance of 2PASCL logic and result shows it. The result has been verified utilizing 180nm standard technology. KeywordsAdiabatic logic, Energy recovery, Split-level, Power supply, Cadence, 2PADCL, 2PASCL logic. Abhishek Rai, Amit Shukla, Mayank Gupta are Research Scholars with the Department of Electronics Engineering, Motilal Nehru National Institute of Technology, Allahabad -211004, India mob+918400790196
منابع مشابه
Design and Analysis of Conventional CMOS and Energy Efficient Adiabatic Logic for Low Power VLSI Application
In recent years, low power circuit design has been an important issue in VLSI design areas. Adiabatic logics, which dissipate less power than static CMOS logic, have been introduced as a promising new approach in low power circuit design. energy. This paper proposes an Adder circuit based on energy efficient two-phase clocked adiabatic logic. A simulative investigation on the proposed 1-bit ful...
متن کاملDesign and Analysis of Full Adder Using Adiabatic Logic
Power dissipation is an increasing concern in VLSI circuits. New logic circuits have been developed to meet these power requirements. Power dissipation can be minimized by using various adiabatic logic circuits. In this paper an Adder circuit has been proposed based on 2PASCL and ECRL logic and then compared with Positive Feedback Adiabatic Logic(PFAL), Two-Phase Adiabatic Static Clocked Logic(...
متن کاملLow-Power 4×4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier
The present study evaluates four designs of XOR using our previously reported two-phase clocked adiabatic static CMOS logic (2PASCL) circuit techniques. 2PASCL XOR, which demonstrates the lowest power dissipation, is used for a 4ˆ4-bit array 2PASCL multiplier. Based on simulation results obtained using 0.18 —m standard CMOS technology, at transition frequencies of 1 to 100 MHz, the 4ˆ4-bit arra...
متن کاملDesign of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic
This paper presents low power operation of barrel shifter and rotator which are designed and simulated in 2 phase clocked adiabatic static CMOS logic. The power consumption of the circuits is compared with that of static CMOS logic. A barrel logic right shifter, a right rotator and shift/rotator are simulated in 45nm CMOS process technology. A mux based design is used for all the above circuits...
متن کامل4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR
This paper presents the simulation results of a 4ˆ4-bit array two phase clocked adiabatic static CMOS logic (2PASCL) multiplier using 0.18 —m standard CMOS technology. We also propose a new design of 2PASCL XOR which reduces the number of transistors as well as the power consumption. Analytical method to compare the lower current flow in adiabatic circuit is also presented. At transition freque...
متن کامل